Implementing neural architectures using analog VLSI circuits
نویسندگان
چکیده
منابع مشابه
Implementing Neural Architectures Using Analog VLSI Circuits
Biological systems routinely perform computations, such as speech recognition and the calculation of visual motion, that baffle our most powerful computers. Analog very large-scale integrated (VLSI) technology allows us not only to study and simulate biological systems, but also to emulate them in designing artificial sensory systems. A methodology for building these systems in CMOS VLSI techno...
متن کاملAnalog Vlsi Subaperture Centroid Circuits
We detail the design, simulation, layout, and testing of four analog VLSI subaperture centroid circuits for use in an adaptive optics system. Each centroid circuit consists of four large photo-transducers arranged in a 2 x 2 array and two current di erencing circuits. The di erencing circuits compute the location of the image centroid relative to the center of the array in the xand y-directions...
متن کاملAnalog Vlsi Circuits for Biosensors , Neural Signal Processing and Prosthetics
Title of Document: ANALOG VLSI CIRCUITS FOR BIOSENSORS, NEURAL SIGNAL PROCESSING AND PROSTHETICS. Alfred M. Haas Doctor of Philosophy, 2009 Directed By: Professor Martin Peckerar, Department of Electrical and Computer Engineering Stroke, spinal cord injury and neurodegenerative diseases such as ALS and Parkinson’s debilitate their victims by suffocating, cleaving communication between, and/or p...
متن کاملReal-Time Computer Vision and Robotics Using Analog VLSI Circuits
The long-term goal of our laboratory is the development of analog resistive network-based VLSI implementations of early and intermediate vision algorithms. We demonstrate an experimental circuit for smoothing and segmenting noisy and sparse depth data using the resistive fuse and a 1-D edge-detection circuit for computing zero-crossings using two resistive grids with different spaceconstants. T...
متن کاملTest-Generation-Based Fault Detection in Analog VLSI Circuits Using Neural Networks
© 2009 Palanisamy Kalpana et al. 209 In this paper, we propose a novel test methodology for the detection of catastrophic and parametric faults present in analog very large scale integration circuits. An automatic test pattern generation algorithm is proposed to generate piece-wise linear (PWL) stimulus using wavelets and a genetic algorithm. The PWL stimulus generated by the test algorithm is ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems
سال: 1989
ISSN: 0098-4094
DOI: 10.1109/31.31311